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Abstract—Modular Multilevel Converter (MMC) 
performance may be adversely affected by passive component 
tolerances, such as submodule capacitance and arm inductance 
variations. Depending on control strategies, the differences in 
equivalent capacitances and/or inductances of the upper and 
lower arms of one phase-leg can cause unequal power 
distribution between upper and lower arms. Assuming passive 
component tolerances ranging between ±10%, this paper 
presents a comprehensive assessment of the internal/external 
coupling effects due to the passive component tolerances within 
one phase-leg, under the control of common MMC balancing 
methods. A novel control strategy is proposed to suppress the 
fundamental component that arises in the dc-link current due to 
such tolerances, and its effectiveness is demonstrated via 
simulation and experimentation. The investigation shows that 
voltage-based common and differential mode balancing control 
provides effective ac offset suppression while the proposed 
method offers superior performance in terms of dc-link 
fundamental current ripple suppression.  
Keywords—Modular Multilevel Converter (MMC), internal 
control, voltage and power balance, component tolerances  
I. INTRODUCTION 
As a preferable solution for point-to-point and multi-
terminal HVDC transmission, the Modular Multilevel 
Converter (MMC) has attracted considerable attention due to 
its salient features of modularity, scalability, low 
semiconductor losses, and reduced distortion of ac side 
waveforms [1]. 
The MMC control system is more complex than that of the 
conventional voltage source converter. The use of floating 
distributed capacitors in multilevel converters results in 
complex internal dynamics, which necessitates the adoption 
of a complex multi-layer control system. MMC common-
mode current, which consists of dc and harmonics, acts as a 
link between the powers of the dc side and submodule (SM) 
capacitors. Also, the inner SM capacitor voltages affect the ac 
side voltage synthesis in terms of both differential and 
common mode ac voltage. To reduce such internal and 
external coupling, many control methods have been developed 
to suppress the circulating current and regulate capacitor 
voltages, independent of the dc-link voltage [2]. SM, arm and 
leg are three internal control layers within an MMC from the 
topology and function points of view. SM capacitor voltage 
balancing is essential for both semiconductor safety and arm 
and leg level performance. To manage the voltage differences 
between SMs within each arm, SM voltage balancing 
algorithms based on either centralized or individual measures 
are employed [3], [4]. Consequently, a decoupled internal-
external MMC characteristic is desirable as it improves output 
performance [5], [6]. Research effort has been invested into 
higher-level controllers (arm and leg level capacitor sum 
characteristics) [7], [8]. Usually, identical passive components 
are assumed. Although a large number of SMs may reduce the 
adverse effects of capacitance tolerance, component tolerance 
issues still exist; therefore, parametric uncertainty due to 
passive component tolerances should be taken into account 
during MMC design and maintenance [9]-[12]. The adverse 
effects on ac output voltage caused by MMC asymmetrical 
capacitance with three-level flying capacitor SMs are 
analyzed when an energy-based balancing approach is 
adopted [10]. The existence of fundamental frequency ripple 
in the dc-link, due to asymmetrical arm inductances is 
highlighted and a voltage-based active control method is 
suggested in [11]. However, no comprehensive analysis of the 
internal and external coupling effects due to capacitance and 
inductance tolerances has been investigated.  
This paper considers the adverse effects of passive 
component tolerances on both the dc and ac sides, with voltage 
and energy-based balancing controllers. Moreover, a 
differential-mode voltage balancing control method reduces 
the fundamental component in the common-mode and dc-link 
currents of the MMC with significant passive component 
tolerances. However, its effectiveness is limited since it is not 
direct control and its control objective is to nullify the 
differential-mode capacitor voltage sums. Considering the 
random nature of the passive component tolerance distribution 
within one phase-leg of an MMC-HVDC system, this paper 
proposes a proportional-resonant (PR) based controller that 
operates at the fundamental frequency to suppress any 
fundamental circulating component that may arise in the 
common-mode currents. The effectiveness of the proposed 
method compared with existing control methods is presented. 
This paper is subsequently organized as follows. Section II 
provides a brief review of MMC fundamentals and then 
introduces the issues that arise due to passive component 
tolerances. Section III introduces inter-arm balancing methods 
and proposes a direct method of suppressing fundamental 
circulating current. Section IV uses simulations to assess the 
performances of control methods, and experimental results to 
validate the proposed direct control method compared to the 
indirect control method. Experimentation is performed on a 
grid-connected single-phase MMC prototype. Finally, section 
V summarizes the major findings of this paper.  
II. BASIC OPERATION AND PASSIVE COMPONENT 
TOLERANCES OF MMC 
Fig. 1 shows a three-phase half-bridge MMC, with Vdc and 
Idc representing the dc bus voltage and current respectively. 
Each phase-leg includes upper and lower arms, and each arm 
consists of a reactor with an expected inductance ARML  and N 
series-connected SMs. Each SM consists of a capacitor with 
an expected capacitance SMC  and an IGBT-based half-bridge. 
The term circulating current represents the ac component of 
the common-mode current, icm, and is mainly caused by cross-
modulation of the upper and lower arms, that is, the interaction 
of voltages, currents and switching functions. Strategies of the 
inner-arm SM voltage balancing and the second-order 
circulating current suppression have been widely discussed 
[2]-[5]. Generally, the MMC is tied to the ac grid with an 
interfacing transformer, as shown in Fig. 1. 
Neglecting circuit parameter tolerances is a common 
practice to facilitate modeling, analysis and controller design 
of such a complex energy conversion system like the MMC. 
But, it is essential to take countermeasures to neutralize any 
potential implications of circuit parameter tolerances on 
MMC performance [10]. The reasons are as follows:  
• With the large number of passive components 
involved, tolerances are inevitable and vary with many 
factors, as illustrated in Fig. 1. Also, the lifetimes 
should be taken into account;  
• Although SM capacitor voltage balancing distributes 
the total dc voltage across each arm equally among the 
SMs, with switching devices of each SM only 
experiencing the SM capacitor voltage, asymmetric 
parameters may cause unequal power (or voltage) 
distribution between the upper and lower arms; thus, in 
the current and voltage stresses of the switching 
devices and heat distribution; and 
• Capacitance and inductance differences between arms 
tend to actuate unbalanced fundamental frequency 
common-mode currents, which can leak into the dc-
link and appear as undesirable current ripple.  
This paper focuses on the tolerances between upper and 
lower arms within one phase-leg. Such vertical asymmetry has 
several operational implications, specifically, contamination 
of common-mode current by circulating current at 
fundamental frequency which increases semiconductor losses 
and generates fundamental frequency ripple in the dc side; and 
reduced exploitable modulation index range which generates 
a common-mode voltage in the ac output. In this paper, the 
sum and difference of arm capacitor voltage (energy) sums are 
referred to as the common and differential mode capacitor 
voltage (energy) sums of each phase-leg respectively.  
 
Fig. 1. MMC Topology configuration.  
 
 
Fig. 2. Diagram of the arm capacitor voltage/energy sum control 
strategy without vertical balancing controller.  
 
 
 
Fig. 3. Diagram of the differential-mode capacitor voltage sum 
controller.  
 
 
 
Fig. 4. Diagram of the proposed direct fundamental frequency 
circulating current suppressing method. 
 
III. MMC INTER-ARM BALANCING METHODS 
Fig. 2 shows the general structure of arm capacitor voltage 
(or energy) sum control without a vertical balancing part. The 
same ac output controller is inherited by the arm capacitor 
voltage sum control in Fig. 3 and Fig. 4, where a positive and 
negative sequence separation algorithm, outer-loop output 
controller and inner-loop current controller are enabled to 
generate 3-phase ac output voltage commands for the 
normalized modulation functions. In Fig. 2, regulation of 
average SM capacitor voltage (common-mode capacitor 
voltage sum) is achieved by the common-mode current 
controller plus the common-mode capacitor voltage/energy 
sum controller (where ∑Vc and ∑Ec represent the common-
mode capacitor voltage and energy sums within one phase-leg 
respectively). To eliminate the steady-state dc mean value 
error and suppress the 2ω circulating current, a PIR 
(proportional integral and resonant) controller with a resonant 
frequency at 2ω is adopted [13]. Differential-mode capacitor 
voltage (or energy) sum control can be achieved by regulating 
arm active power using fundamental common-mode current 
injection together with another resonant frequency ω 
component and the generic control blocks are shown in Fig. 3.  
Although each MMC arm outputs/absorbs zero net power 
during one period theoretically, tolerances of the passive 
components lead to different energy stored within the arm 
inductances or SM capacitors. Thus, the instantaneous power 
of the passive components deviates from nominal values at the 
fundamental frequency. As voltage (or energy) of each arm is 
usually controlled by corresponding inter-arm balancing 
controllers, such power imbalance will be mainly 
compensated by currents, in the form of fundamental 
frequency circulating currents. Thus, the vertical asymmetry 
between the upper and lower arms leads to odd order 
harmonics in the common-mode current, of which the actual 
amplitudes depend on a multiple of variables, such as cable 
length, control system bandwidth, etc. [14]. Without a 
dedicated controller, the inter-arm passive components can 
result in an adverse outcome, namely, the amplitude and phase 
angle of the fundamental common-mode currents of the three 
legs may be unbalanced, causing fundamental frequency 
oscillation in the dc-link and increased semiconductor losses. 
Additionally, depending on the control scheme, the vertical 
voltage difference may be deduced by the different energy 
distributions within one phase-leg, causing unbalanced 
vertical voltage when synthesizing the ac output voltage of 
MMC. All these violate the decoupled internal/external 
relationships.  
The proposed direct suppressing method shown in Fig. 4 
introduces and takes advantage of the fundamental frequency 
part of the PR-based common-mode current controller to 
detect and cancel the fundamental frequency components in 
the common-mode currents; thereby suppressing the dc-link 
current ripple. However, the potential disadvantage of the 
direct fundamental frequency circulating current suppressing 
method is that the maximum attainable modulation index is 
reduced due to the lack of vertical balancing control. 
Fortunately, the full modulation index range is not always 
used in practical operation.  
IV. CONTROLLER PERFORMANCE EVALUATION  
Detailed parametric simulation studies are used to assess 
the performance of the internal and external decoupling 
control methods when passive component tolerances are 
considered. The findings of these studies are further validated 
by time-domain experimental waveforms.  
A. Simulation Results  
An MMC-based HVDC transmission station with a 40km 
dc cable is simulated with the control methods in the previous 
section and parameters listed in Table I. The average 
tolerances of the SM capacitance (Cu and Cl) and arm 
inductance (Lu and Ll) of the upper and lower arms vary within 
±10% of the nominal. The MMC operating conditions remain 
the same, injecting 100MW into ac grid at unity power factor. 
TABLE I.  SIMULATION PARAMETERS 
System parameters Value 
DC voltage 
Rated power 
AC grid line to line voltage 
AC grid frequency 
Transformer ratio 
Transformer leakage-inductance 
Numbers of SMs per arm 
Expected arm inductance value 
Expected SM capacitance value 
Cable resistance per km 
Cable inductance per km 
Cable capacitance per km 
Vdc 
S 
vac2 
F 
vac1/vac2 
LT 
N 
L 
C 
Rcable 
Lcable 
Ccable 
100 kV 
100 MVA 
66 kV 
50 Hz 
50 kV/66 kV 
0.2 pu 
50 
0.18 pu 
6.7 mF 
10 mΩ/km 
1.4 mH/km 
0.1 μF/km 
 
 
(a) Method-A (b) Method-B
 
(c) Method-C (d) Method-D
 
Fig. 5. Variation of fundamental frequency dc-link current ripple 
magnitude (pu) with SM capacitance tolerances TC and arm 
inductor tolerances TL.  
 
 
(a) Method-A (b) Method-B
 
(c) Method-C (d) Method-D
 
Fig. 6. Variation of maximum modulation index with SM 
capacitance tolerances TC and arm inductor tolerances TL.  
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Four control methods considered in these parametric studies 
to regulate MMC internal dynamics are: Method-A: common-
mode capacitor voltage sum control; Method-B: common and 
differential mode capacitor voltage sum balancing; Method-
C: common and differential mode capacitor energy sum 
balancing; and Method-D: common-mode capacitor voltage 
sum control with the proposed fundamental circulating 
current suppression.  
Fig. 5 and Fig. 6 depict detailed quantitative comparisons 
of the fundamental frequency ripple in the dc current 
normalized by the mean value and attainable modulation 
range versus passive component tolerances, for the four 
methods. The main observations are: 
• Fig. 5(a)-(d) show that certain combinations of passive 
component tolerances exhibit larger fundamental 
frequency ripple in the dc current. Fig. 5(b) and (c) 
reveal that Method-B exhibits better fundamental 
ripple suppression than Method-C; 
• Fig. 5(d) displays the smallest fundamental frequency 
ripple among all methods; 
• Fig. 6(a) and (d) show that with Methods A and D, the 
component tolerances reduce the linear modulation 
index range by 2% approximately, whilst Method-B 
retains maximum and nearly constant modulation 
index range for all tolerances, see Fig. 6(b). Fig. 6(c) 
shows the modulation index range of Method-C 
deteriorates rapidly and mainly with capacitance 
tolerance; and 
• Fig. 6(d) shows that Method-D offers the best 
performance in term of fundamental frequency ripple 
suppression at the expense of a small reduction of the 
linear modulation range.  
B. Experimental Validation  
A scaled-down single-phase prototype of grid-connected 
MMC with three SMs per arm and parameters in Fig. 7 is used 
to corroborate the findings of the parametric simulation 
studies, and the MMC injects 500W at unity power factor into 
to ac grid. Internal control methods B and D, which are the 
best performing control methods identified from the 
simulation studies, are validated. AC side waveforms are 
shown in Fig. 8, where grid voltage vg, converter terminal 
voltage vo, modulating signal vo(ref) and output current io 
indicate satisfactory operation with PWM-PD modulation at a 
1kHz carrier frequency. The internal control scheme shown in 
Fig. 2 is derived based on theoretical relationships that 
describe the MMC common-mode quantities [15]. Moreover, 
with the scaled-down MMC experimental test rig parameters 
in Fig. 7, parameters of the internal-dynamics controllers 
implemented in the microprocessor are given in Table II.  
 
Fig. 7. Experimental testing rig of MMC with three SMs per arm.  
 
 
 
Fig. 8. Grid voltage, MMC ac output voltage and its reference, and 
MMC ac output current.  
 
 
Fig. 9. Upper and lower capacitor voltage sum, common-mode 
current and upper and lower arm currents in case I: (a) Method-B; 
(b) Method-D.  
 
 
 
Fig. 10. Upper and lower capacitor voltage sum, common-mode 
current and upper and lower arm currents in case II: (a) Method-B; 
(b) Method-D.  
 
Fig. 9 and Fig. 10 show the upper and lower arm capacitor 
voltage sums, arm currents and their common-mode 
component for methods B and D, under two passive parameter 
cases, I and II, respectively. The combination of capacitances 
and inductances in case II with substantial capacitance 
asymmetry results in larger fundamental frequency ripple of 
6% and 4.5% for methods B and D respectively. Method-B 
suppresses fundamental current in the common-mode while 
maintaining strict upper and lower capacitor voltage sum 
balance. For this reason, Method-B manages to suppress 
fundamental frequency ripple to some extent and ensure even 
dc voltage distribution across upper and lower arms for a 
range of passive parameter tolerances, with no sacrifice of 
noticeable modulation index range or risk of dc voltage offset 
at the converter ac side. The FFT analysis of common-mode 
currents confirms that Method-D has better fundamental 
circulating current suppression performance than Method-B 
but at the expense of modest imbalance of upper and lower 
arm capacitor voltage sums. With Method-D, the worst-case 
voltage imbalance of mean dc value of vCL and vCU is about 9V 
(±3.8% per SM). However, it is still sufficient for the ac output 
voltage synthesis under the operating condition at hand.  
V. CONCLUSION  
This paper analyzed the internal/external coupling effects 
caused by MMC inter-arm passive component tolerances 
under conventional and proposed balancing controllers. 
Investigation of the relationships between the fundamental dc 
current amplitude, modulation index linear range and passive 
component tolerances was presented. Detailed parametric 
simulation studies on a full-scale MMC that employs four 
different control methods and experimental results of scaled-
down MMC prototype that employs the two control methods 
revealed the following:  
• The performance of the energy-based method 
deteriorates faster with passive component tolerances, 
that is, the rapid growth of fundamental current ripple 
in dc link; arm voltage imbalance, and risking 
transformer saturation from dc voltage and current 
injection;  
• The voltage-based method suppresses fundamental 
ripple in the dc-link to some extent, maintaining 
superior balanced arm voltage sums and maximum 
modulation index range; and 
• The proposed method exhibits superior performance 
on dc-link current fundamental ripple suppression at 
the expense of a small reduction of linear modulation 
index range due to a small arm voltage sum imbalance.  
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TABLE II.  CONTROLLER PARAMETERS 
Items Value 
Common-mode current controller (PIR)  
Proptional gain 
Integral gain 
Resonant gain for the 1st-order component 
Bandwidth for the 1st-order component 
1st-order resonant frequency  
Resonant gain for the 2nd-order component 
Bandwidth for the 2nd-order component 
2nd-order resonant frequency  
Kp cir 
Ki cir 
Ki cir50 
ωc cir50 
ωo cir50 
Ki cir100 
ωc cir100 
ωo cir100 
1.2 pu/A 
0.8 pu/(As) 
30 pu/(As) 
0.05π rad/s 
100π rad/s 
100 pu/(As) 
0.2π rad/s 
200π rad/s 
Common-mode capacitor voltage sum controller  
Proptional gain 
Integral gain 
Kp VcSum 
Ki VcSum 
0.1 A/V 
10 A/(Vs) 
Differential-mode capacitor voltage sum controller 
(for Method-B only) 
 
Proptional gain 
Integral gain 
Kp VcDif 
Ki VcDif 
0.04 A/V 
80 A/(Vs) 
 
